Abstract-A method to eliminate the effect of capacitor mismatch for a switched-capacitor DAC is described. The method consists of two elements. The first element is the use of a compensating switching algorithm, which can eliminate the effect of capacitor mismatch only for some digital input values. The second element is that each digital word is written as the sum of two other words for which the capacitor mismatch can be eliminated. These words are converted and the corresponding voltages are summed.
I. INTRODUCTION
At present there is much interest in switched capacitor (SC) circuits for data conversion. Probably the simplest circuit suitable for D/A conversion is the one presented by Suárez et al. [1] .
A major limitation to the accuracy performance of SC converters is the accuracy of the capacitor ratios. To achieve 12-bit or more accuracy, this problem has to be remediated. Various solutions such as the ratio-independent method were described [2] . However, this was developped for A/D conversion and is less suitable for D/A conversion. In [3] another approach, based on an integrating circuit, is presented. This is slow. Other techniques use trimming of components, which is subject to aging, and complicates process technology. In this paper, a new analog-domain approach is discussed. The new method does not require trimming of components and is insensitive to aging. There is no calibration cycle required at startup either.
Recently, a DAC circuit was presented that uses compensating switching to reduce the effect of capacitor mismatch [4] . For many digital input values, the mismatch can be eliminated. However, for a number of values the capacitor mismatch cannot be compensated for. Here, an element is added to the compensating switching method: each digital input value y is split into two values y = x1 + x2. It is shown that for the case of a pair number of bits, every y can be written as the sum of two xi, for which the effect of capacitor mismatch can be eliminated through compensating switching. Fig. 1 shows the compensating switching DAC circuit. An n-bit D/A conversion is carried out in n steps from LSB to MSB. Every step consists of a charging phase 8 1 and a redistribution phase 8 2 .
II. COMPENSATING SWITCHING
In the charging phase, one of the capacitors is either charged to a reference voltage or discharged to ground. In the redistribution phase, the charge is redistributed over both capacitors. The new element of the compensating switching method is that every step is carried out in one of two modes. In mode I, the first capacitor is used as charging capacitor, whereas in mode II the second capacitor becomes the charging capacitor.
Let us now investigate the effect of a capacitor mismatch " for this circuit. We define " as
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Then, the output voltage for an n-bit D/A conversion may be written as [4] Vout(x; t)
Here, t i represents the mode of operation: t i = 1, if the ith conversion step is carried out using mode I and ti = 01 if mode II is used instead. The bits b i form the binary representation of the input value x. They are numbered from 0 (LSB) to n 0 1 (MSB), where n represents the total number of bits. Let us now designate F (n) (x; t) the deviation from the ideal output voltage for value x and for switching sequence described by the vector t. The subscript (n) indicates the number of bits. Since " is small, we can linearize (2), yielding
Here, the convention is used that the second summation is not carried out for i = n 0 1. Now the t i can be chosen to minimize the absolute value of the error. This optimal switching sequence, which depends on the input value x, may be stored in a ROM or can be calculated by an algorithm presented in [4] . We shall designate f (n) (x) the value of the error for this optimal switching sequence. The proposed new method consists of writing each digital input value y as y = x 1 + x 2 . For both values x i , a separate DAC with optimal compensation is used. After the conversion of the xi, we have capacitors charged to V 1 and V 2 , corresponding to x 1 and x 2 . Then these voltages V 1 and V 2 are summed by an analog circuit. A circuit which, in principle, can perform a ratio-independent addition, is shown in Fig. 2 . However this circuit suffers from parasitic capacitance, which may significantly deteriorate its operation. This problem was addressed before in [2] . A similar ratio-independent addition technique can be applied here as well.
III. SPLITTING y
In this section, it is shown that we can always find an x1 and
. Most of the proofs of the properties in this section, however, are not interesting themselves and are therefore omitted.
A. The 2-Bit DAC
Let us first consider an example where we investigate the error with compensating switching for a 2-bit DAC. The possible input values are 0, 1, 2, and 3. It is obvious from (3) that f (2) (0) = 0. For f (2) (1), we get
4 which equals 0 for t 0 = t 1 . For f (2) (2) we get
which cannot be eliminated, since t 1 equals 1 or 01. Finally, for f (2) (3), we obtain From the above we can see that for a 2-bit DAC only the values 0, 1, and 3 can be compensated. The value 2, however, can be written as 2 = 1 + 1. Therefore the effect of capacitor mismatch can be eliminated for the input value 2 as well.
B. Input Values That Can Be Compensated
From now on we shall restrict ourselves to n = 2N-bit DAC's. In Fig. 3 , the resulting error with optimal compensating switching f (n) (x) is plotted versus x for the case of a n = 10-bit DAC. An obvious mirror symmetry around the middle can be noticed, yielding the following property.
Property I: 8 x with 0 < x < 2 n : f (n) (x) = f (n) (2 n 0 x).
After further investigation, the following properties also show up. With properties 1-3, an algorithm can be formulated to construct a set S N of x i with f (2N ) (x i ) = 0 for a 2N -bit DAC, from a set S N01 of x i for a 2N -2-bit DAC, and thus recursively from the set of a 2-bit DAC. A flowchart of the algorithm is shown in Fig. 4(a) .
It can be verified that the number of elements in the set S N for the 2N -bit DAC equals #S N = 3 N .
C. Splitting Algorithm
Theorem 1: Every y < 2 2N can be written as y = x 1 + x 2 with x 1 ; x 2 2 S N .
Also here, we shall not give a complete, formally correct proof. However, to give more insight, the concept of a possible proof is Now the theorem can be proved through induction on N .
• We know from the example in Section III-A that the theorem is correct for N = 1.
• Suppose the theorem is correct for N 0 1 =) correct for N too?
The basic idea is to find y 3 The value of x 2 can then be determined through x 2 = y 0 x 1 . A flowchart of a possible implementation is represented on Fig. 4(b) .
Both the algorithm to construct the optimal switching sequence [4] and the new splitting algorithm are of order N . So we see that all data that are necessary to follow the proposed method can be calculated during one conversion cycle.
IV. ACCURACY LIMITATIONS
Next to capacitor mismatch, there is another source of nonlinearity for the two-capacitor DAC, i.e., charge injection: when a FET switch opens, the charge from the conducting channel is injected in the adjacent nodes. There is an analogous effect when the switch closes [1] .
Let us first investigate the effect of charge injection during the redistribution phase [ Fig. 5(a) ]. When switch S 1 closes, the charge to form the conducting channel of the switch-transistor Q channel is injected from both capacitors. When switch S 1 opens, the channel pinches off and the charge in the channel Q channel is re-injected, into the capacitors. Since capacitors C 1 and C 2 are nominally equal, the injected charge to both capacitors is almost equal as well. From this analysis, we can conclude that charge-injection from the switch S 1
does not affect the circuit performance. Let us now investigate charge injection during the charging phase
[ Fig. 5(b) ]. When switch S2 closes, charge injection has no effect since the capacitor is connected to the voltage source. When switch S 2 opens, however, a signal-dependent charge is injected into capacitor C. A method to eliminate the signal-dependent part of this charge injection is well known for A/D converters [2] . The same idea may also be applied to this circuit. Therefore we add an auxiliary switch S 3 which is controlled by a third clock phase 3 (Fig. 6 ). Switch S 3 is opened a little bit before switch S2. When switch S2 opens, the charge cannot flow to C and is injected to the low-impedance voltage source. Then switch S 3 closes again. The resulting charge injection from S 3 is not signal-dependent, because both source and drain voltages of the FET switch S 3 are constant.
According to the previous discussion, the effect of charge injection is reduced to a constant offset, which can be tolerated from a linearity point of view. However, there may remain some small signal dependency. Indeed, we have implicitly assumed that the only charge injection comes from the transistors conducting channel. In practice, charge injection can also occur from the nonlinear gate-source and gate-drain parasitic capacitances.
Another important performance-limiting factor for high-accuracy SC circuits is noise. For the two-capacitor DAC, the main source is kT=C thermal noise from the switched capacitors. For a given reference voltage, this can easily be reduced by increasing the capacitance. For a 2.5-V reference, 10-pF capacitors are required to obtain 16-bit performance.
We have performed HSPICE simulations to verify the validity of the techniques. EUROPRACTICE simulation data for Mietec's 2.4-m CMOS processes were used. The switches had minimum size.
For numerical reasons, we used 100-fF capacitors in the simulations. With the technique explained above, the signal-dependent part of the charge injection was reduced to about 3 mV instead of 25 mV for the conventional circuit. For sufficiently large capacitors, the effect of charge injection is inversely proportional to the capacitance value. Therefore, this allows for 16-bit performance in this technology when using the kT=C limited capacitance value of 10 pF, combined with minimum sized switches. For a given technology, we can consider a speed-accuracy tradeoff: if large-width switches are used to increase the speed, the resulting charge injection becomes worse, hereby affecting the linearity. If small-width switches are used, less charge is injected and therefore higher accuracy can be obtained, but the conversion speed is limited. At this point, it is important to note that the new technique only eliminates the first-order effect of capacitor mismatch. Therefore, at least 8-bit capacitor ratio accuracy is required for 16-bit performance. A 0.3% capacitor ratio accuracy is easily achievable in standard CMOS technology, however. At the 16-bit level, the effect of capacitor nonlinearity appears also. Based upon the known performance of existing circuits [3] , however, we conclude that 16-bit linearity might be achievable with the proposed new techniques.
V. CONCLUSION
A new method to eliminate the effect of capacitor mismatch for a SC DAC is described. It is insensitive to aging of components and does not require a calibration cycle at startup.
However, additional data are needed for the compensating switching and for splitting the input digital words. Reading them from a ROM becomes expensive when the resolution rises. Both the data for switching and splitting can also be calculated by simple algorithms, that take O(N) operations.
Parasitic effects are investigated. A method to reduce the effect of charge injection is presented. From the analysis, we can conclude that a resolution of up to 16 bit may be achieved with the proposed new method.
